Cypress Semiconductor /psoc63 /FLASHC /CM4_CA_CTL2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CM4_CA_CTL2

31282724232019161512118743000000000000000000000000000000000000000000PWRUP_DELAY

Description

CM4 cache control

Fields

PWRUP_DELAY

Number clock cycles delay needed after power domain power up

Links

() ()